

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	CI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/604,179	06/30/2003		Kerry Bernstein	BUR920010207US1	1178	
23389	7590	09/22/2004		EXAMINER		
		URPHY & PRESS	LIN, SUN J			
400 GARDEN CITY PLAZA GARDEN CITY, NY 11530				ART UNIT	PAPER NUMBER	
0/11(0):11(1)				2825		

DATE MAILED: 09/22/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		(1					
A		Application No.	Applicant(s)	,			
		10/604,179	BERNSTEIN ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Sun J Lin	2825				
Period f	The MAILING DATE of this communication aport or Reply	pears on the cover sheet w	ith the correspondence address				
THE - Extending - aftender - if thender - Fail - Any	HORTENED STATUTORY PERIOD FOR REPI MAILING DATE OF THIS COMMUNICATION ensions of time may be available under the provisions of 37 CFR 1 r SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a repo to period for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will, by statut reply received by the Office later than three months after the mailined patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a ply within the statutory minimum of this will apply and will expire SIX (6) MOI te, cause the application to become A	reply be timely filed  rty (30) days will be considered timely.  NTHS from the mailing date of this communication.  BANDONED (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on 30.	June 2003.					
<u> </u>		is action is non-final.					
3)□	Since this application is in condition for allow	ance except for formal mat	ters, prosecution as to the merits is				
	closed in accordance with the practice under	Ex parte Quayle, 1935 C.I	). 11, 453 O.G. 213.				
Disposit	tion of Claims						
4) 🖂	Claim(s) 1-18 is/are pending in the application	n.					
,—	4a) Of the above claim(s) is/are withdra						
5)□	Claim(s) is/are allowed.						
6)🖂	Claim(s) 1-6 and 10-18 is/are rejected.						
7)🖂	Claim(s) 7-9 is/are objected to.						
8)	Claim(s) are subject to restriction and/	or election requirement.					
Applicat	tion Papers						
9) 又	The specification is objected to by the Examin	ier.					
•	The specification is objected to by the Examiner.  10) The drawing(s) filed on $06/30/2003$ is/are: a) accepted or b) objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
,							
	Replacement drawing sheet(s) including the correct	- , ,	· ·				
11)	The oath or declaration is objected to by the E		• •				
Priority	under 35 U.S.C. § 119						
_	Acknowledgment is made of a claim for foreig	n priority under 35 H S.C.	\$ 110(a) (d) or (f)				
	All b) Some * c) None of:  1. Certified copies of the priority document	nts have been received.					
	<ul><li>2. Certified copies of the priority documer</li><li>3. Copies of the certified copies of the priority</li></ul>						
	application from the International Burea		rootivou iii tino riational otago				
* (	See the attached detailed Office action for a lis		received.				
Attachmen							
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)	• —	Summary (PTO-413) s)/Mail Date				
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08	5) Notice of I	nformal Patent Application (PTO-152)				
Pape	er No(s)/Mail Date <u>6/30/03,7/17/03</u> .	6)  Other:	<del></del> ·				

#### **DETAILED ACTION**

1. This office action is in response to application 10/604,179 filed on 06/30/2003. Claims 1 – 18 remain pending in the application.

# Specification Objections

2. The specification is objected to because of following informalities:

Paragraph 0007, line 6, change "rofitability" to —profitability—.

Paragraph 0015, line 3, change "the circuits" to —circuits included in the

integrated circuit—.

Paragraph 0015, line 5, change "andthose" to —and those—.

Paragraph 0025, line 4, change "product"s" to —product's—.

Appropriate correction is required.

# **Drawing Objections**

3. Drawings are objected to because of following informalities:

Fig. 1 – 5 are objected to due to reasons listed in *Notice of Draftsperson's Patent Drawing Review (PTO-948)* attached with this *Detailed Action*.

Fig. 1 should be labeled as a —(PRIOR ART)—.

Fig. 2 should be labeled as a —(PRIOR ART)—.

Fig. 3 should be labeled as a —(PRIOR ART)—.

Appropriate correction is required.

# Claim Objections

4. Claims listed below are objected to because of the following informalities:

Claim 1, line 3, change "the circuits" to —circuits included in the integrated circuit—.

Claim 2, line 1, change "A method" to —The method—.

Claim 3, line 1, change "A method" to —The method—.

Claim 4, line 1, change "A method" to —The method—.

Application/Control Number: 10/604,179 Page 3

Art Unit: 2825

```
Claim 5, line 1, change "A method" to —The method—.
Claim 6, line 1, change "A method" to —The method—.
Claim 7, line 1, change "A method" to —The method—.
Claim 8, line 1, change "A method" to —The method—.
Claim 9, line 1, change "A method" to —The method—.
Claim 10, line 2, change "the circuits" to —circuits included in the integrated
circuit—.
Claim 11, line 1, change "A system" to —The system—.
Claim 12, line 1, change "A system" to —The system—.
Claim 13, line 1, change "A system" to —The system—.
Claim 14, line 4, change "the circuits" to —circuits included in the integrated
circuit—.
Claim 15, line 1, change "A program" to —The program—.
Claim 16, line 1, change "A program" to —The program—.
Claim 17, line 1, change "A program" to —The program—.
Claim 18, line 1, change "A program" to —The program—.
```

Appropriate correction is required.

## Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102(a) that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 6. Claims 1, 3 6, 10, 12 14 and 16 18 are rejected under 35 U.S.C. 102(a) as being unpatentable over IEEE paper entitled "A Systemic Approach to SER estimation and Solutions" to Nguyen et al.
- 7. As to Claim 1, *Nguyen et al.* teach the following subject matter:
  - A system approach to <u>SER</u> (<u>soft error rate</u>) <u>estimation</u> and <u>solutions</u> to <u>latches/flip-flops and combinational logic</u> (<u>circuits</u>) in a <u>chip</u> (i.e., <u>integrated</u>

<u>circuit</u>) – [abstract, page 60, left column,1<sup>st</sup> paragraph]; Soft errors origin and <u>simulation</u> – [page 60, right column, bottom paragraph]; Notice that the <u>soft</u> <u>error simulation</u> is a method of simulating the <u>integrated circuit</u> (<u>chip</u>) on its SER performance, and the <u>SER estimation</u> is a <u>soft error analysis</u> of (<u>latches/flip-flops and combinational logic</u>) <u>circuits</u> in the <u>integrated circuit</u> (<u>chip</u>);

- <u>SER estimation</u> (i.e., <u>soft error analysis</u>) should include <u>a wide range of considerations</u>, from the circuit responses to an injected charges up to architectural behavior [page 60, right column, 2<sup>nd</sup> paragraph];
- A <u>measured SER</u> is <u>FIT</u> (failure in time) <u>rate</u> [page 60, left column, 2<sup>nd</sup> paragraph]; <u>timing derating</u> is one of three components which make up of estimated <u>FIT rate</u> of a circuit element [page 60, right column, 3<sup>rd</sup>, 5<sup>th</sup> paragraph]; <u>different circuits</u> (latched etc.) need <u>different timing derating considerations</u> (i.e., <u>timing criteria</u>) [page 64, right column, 1<sup>st</sup> paragraph]; <u>Timing derating factors</u> are often derived from equations... based on the <u>setup and hold (timing) windows</u> of latched/flip-flops and the clock period [page 69, left column, 4<sup>th</sup> paragraph]; <u>Path analysis</u> and <u>timing data</u> [page 68, left column, 6<sup>th</sup> paragraph]; Notice that <u>timing derating factor</u> is obtained through performing <u>timing analysis</u> and the <u>timing derating</u> <u>considerations</u> are <u>timing criteria</u>;
- <u>FIT rate</u> of circuits are estimated based on <u>critical charge</u> Q<sub>crit</sub> values using <u>circuit simulation</u> ... The <u>minimal injected charged</u> that causes (latch) failure is defined as Q<sub>crit</sub>, the <u>critical charge that causes latch (circuit) failure</u> [page 62, right column, "Nominal FIT Estimation]; Notice that the as Q<sub>crit</sub> value may not the same for different for different circuits; Therefore, the <u>SER estimation</u> (<u>soft error analysis</u>) of the circuits is performed to determine whether they meet specified <u>soft error criteria</u> (i.e., <u>having charge less than critical charge</u> Q<sub>crit</sub>);
- SER solutions, <u>SER-resistant</u> latch (circuit) designs [page 69, right column, 2<sup>nd</sup>, 4<sup>th</sup> paragraph]; Notice that the SER solutions is utilized to improve the circuits that fail the <u>soft error analysis</u> in order to achieve <u>SER-resistant</u> (i.e., <u>resistance to soft errors</u>) <u>circuits</u>.

For reference purposes, the explanations given above in response to Claim 1 are called [Response A] hereinafter.

- 8. As to Claim 10, reasons are included in [Response A] given above. Notice that the explanations included in [Response A] can be utilized in forming a system having means for simulating an integrated circuit as recited in Claim 10.
- 9. As to Claim 14, reasons are included in [Response A] given above. Notice that the explanations included in [Response A] can be utilized in generating a program of instructions readable and executable by machine to perform method steps for simulating an integrated circuit as recited in Claim 14.
- 10. As to Claims 3 and 12, as explained in [Response A], <u>Nguyen et al.</u> teach the following subject matter:
  - <u>timing derating factor</u> is obtained through performing <u>timing analysis</u> [Response A];
  - <u>timing derating factor</u> is one of three components that make up of <u>estimated</u>

    <u>FIT(failure in time) rate</u> of a circuit [page 60, right column, 3<sup>rd</sup> paragraph];

    Therefore, <u>FIT rate is estimated after the step of performing a timing analysis</u>;
  - FIT rate is soft error rate (SER) [Response A]; therefore, soft error analysis is done after the step of performing a timing analysis.
- 11. As to Claims 4, 13 and 16, <u>Nguyen et al.</u> teach that <u>FIT estimation</u> and <u>timing</u> <u>derating</u> (i.e., <u>timing analysis</u>) could be done at <u>late stage of design</u> [page 68, left column, 3<sup>rd</sup>, 6<sup>th</sup> paragraph]. Therefore, a further timing analysis of the improved circuits is performed to determine whether the improved circuits still meet the specified timing criteria.
- 12. As to Claims 5 and 17, as explained in [Response A], the purpose of performing FIT estimation is to determine <u>SER</u> (<u>soft error rate</u>). Therefore, after the step of performing a further timing analysis, a further soft error analysis of the improved circuits

Application/Control Number: 10/604,179 Page 6

Art Unit: 2825

is performed to determine whether the improved circuit now meet the soft error criteria similar to that explained in [Response A].

13. As to Claims 6 and 18, <u>Nguyen et al.</u> teach identifying high FIT contributors (i.e., circuits having high SER) that can be <u>fixed by small effort</u> – [page 68, right column, 3<sup>rd</sup> Paragraph]. It means that those circuits that fail the further soft error analysis are further improved to further improve their resistance to soft errors similar to that as explained in [Response A].

### Claim Rejections - 35 USC § 103

- 14. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- (1). Determining the scope and contents of the prior art.
- (2). Ascertaining the differences between the prior art and the claims at issue.
- (3). Resolving the level of ordinary skill in the pertinent art.
- (4). Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 15. Claims 2, 11 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over IEEE paper entitled "A Systemic Approach to SER estimation and Solutions" to <u>Nguyen et al.</u> in view of IEEE paper entitled "Analyzing soft errors in leakage optimized SRAM design" to <u>Degalahal et al.</u>
- 16. As to Claim 2, <u>Nguyen et al.</u> teach all subject matter recited in Claim1, <u>Nguyen et al.</u> also teach <u>nominal FIT rate</u> (i.e., <u>SER</u>) of a circuit depends on <u>node capacitance</u> and <u>VDD value</u> (i.e., <u>power supply</u>) of circuits [page 60, right column, 4<sup>th</sup> paragraph].

  <u>Nguyen et al.</u> do not teach a method of improving the circuits that fail the soft error

analysis by either having an additional voltage source of altering the capacitance of the circuits. <u>Degalahal et al.</u> discloses a method to estimate the SER (soft error rate) in CMOS SRAM circuits in [Eq. 1].

Degalahal et al. also teach the following subject matter:

- SER is inversely proportional to critical charge Q<sub>crit</sub> [Eq. 1];
- Q<sub>crit</sub> is proportional to <u>node capacitance</u> and <u>supply voltage</u> (i.e., <u>voltage</u>
   <u>source</u>) [page 228, right column, 4<sup>th</sup> paragraph];
- Q<sub>crit</sub> at a node will decrease as <u>supply voltage</u> (<u>voltage source</u>) or <u>node</u>
   <u>capacitance</u> reduces [page 228, right column, 4<sup>th</sup> paragraph];
- The <u>nodal capacitance</u> is strongly dependent on the <u>layout</u> [page 228, right column, 4<sup>th</sup> paragraph page 229, left column, 1<sup>st</sup> paragraph]; Notice that the nodal capacitance can be increased by altering the layout at the node.

Notice that, the <u>additional supply voltage</u> and <u>larger nodal capacitance</u> can be increase the threshold value of critical charge  $Q_{crit}$  thereby minimizing the SER performance.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of <u>Degalahal et al.</u> either in including additional voltage source or altering nodal layout to increase nodal capacitance in order to increase threshold value of critical charge  $\mathbf{Q}_{crit}$  thereby minimizing the SER performance to improve the circuits that fail the soft error analysis.

For reference purposes, the explanations given above in response to Claim 2 are called [Response B] hereinafter.

17. As to Claims 11 and 15, reasons are included in [Response B] given above.

## Allowable Subject Matter

18. Claim 7 – 9 are objected to as being dependent upon a rejected base claim, but they would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Those claims are allowed is because the prior art does not teach or fairly suggest the following subject matter:

- The method according to Claim 6, wherein the further improving step included the step of further improving those circuit that fail the further soft error analysis using one of two defined procedures depending on whether the circuits pass or fail the further timing analysis in combination with other limitations as recited in Claim 7;
- The method according to Claim 6, wherein: <u>a first set of circuits fail the further timing analysis and fail the further soft error analysis</u>, <u>a second set of circuits pass the further timing analysis and fail the further soft error analysis</u> in combination with other limitations as recited in Claim 9.

#### **Conclusion**

19. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sun J. Lin whose telephone number is (571) 272-1899. The examiner can normally be reached on Monday-Friday (9:00AM-6:00PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9318 for regular communications and (703) 872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Sun James Lin Art Unit 2825 September 14, 2004 Hamos Jun Fins